Announcement

Collapse
No announcement yet.

Tigerlake U Intel First CPU and PCH Die 10+nm FinFet Package

Collapse
X
 
  • Filter
  • Time
  • Show
Clear All
new posts

  • Tigerlake U Intel First CPU and PCH Die 10+nm FinFet Package


    Legendary of AVX512 CPU 3rd Generation “ Tigerlake U “
    Feature XeGPU Upto 16K still image processing and 8K Video Encode/Decoding
    Main12 40 / 42 / 44 support.

    Intel New High Performance Core based on Willow Cove Microarchitect.
    Power by AVX512 VP2 Intersect and all Icelake U AVX512 function sets.
    New 1.25 MB L2 cache 512-bit databus and 3MB Intel Smart Cache per core
    Bringing 4X Performance over Gen 9 and 2X over Icelake U series.





















    Last edited by Comlow; 25 May 2020, 07:52:20.

  • #2
    เมพ ขิงๆ

    Comment


    • #3

      Comment

      Working...
      X